### C. Remarks

The claims are 1-19, with claim 1 being the sole independent claim. Claim 1 has been amended to better define the present invention. Support for this amendment may be found throughout the specification and in Figs. 1A-1H. Claims 3 and 15 have been amended to reflect the changes in claim 1. Reconsideration of the claims is expressly requested.

As a formal matter, Applicant has noted that the Examiner did not correctly indicate in the Office Action summary that a certified copy of the priority document has been received. Specifically, box (12)(a)(1) should be checked. An appropriate notification is requested in subsequent communications from the Office.

Claims 1-19 stand rejected under 35 U.S.C. 102(b) as being allegedly anticipated by U.S. Patent No. 6,191,007 B1 (Matsui). The grounds of rejection are respectfully traversed.

Prior to addressing the merits of rejection, Applicant would like to review some of the key features of the presently claimed invention. That invention is directed to a method for manufacturing a partial SOI substrate. This method includes a step of forming a first substrate, which has a semiconductor region, a partial insulating layer and a semiconductor layer. The semiconductor region includes first and second regions, and the partial insulating layer is arranged on the first region so as to be in contact with the first region. The semiconductor layer is arranged on the second region and the partial insulating layer. The method also includes a step of implanting ions into the first substrate through a surface of the first substrate to form a separation layer at a position deeper than a position

of the partial insulating layer. In addition, the method includes a step of bonding a second substrate to the surface of the first substrate in which the separation layer is formed, to form a bonded substrate stack. Furthermore, the method includes a step of splitting the bonded substrate stack at the separation layer to form a partial SOI substrate, which includes an SOI layer comprised of the first region arranged on the partial insulating layer so as to be in contact with the partial insulating layer.

Matsui is directed to a method for manufacturing a semiconductor substrate having a patterned structure to burry an electrode in a semiconductor layer. Matsui discloses forming a silicon oxide film 5 on an electrode pattern 3 and on a silicon oxide film 2, and then forming a polysilicon film 6 on the silicon oxide film 5.

The Examiner has alleged that the silicon oxide film 5 corresponds to the partial insulating layer of the present invention. Applicant respectfully disagrees.

Applicant submits that the silicon oxide film 5 in Matsui is quite different from the partial insulating layer of the present invention. Specifically, in the presently claimed invention, the semiconductor region includes the first and second regions, the partial insulating layer is arranged on the first region so as to be in contact with the first region, and the semiconductor layer is arranged on the second region and the partial insulating layer. In contrast, in Matsui, the silicon oxide film 5 is formed on the electrode pattern 3 and the silicon oxide film 2. Therefore, the silicon oxide film 5 is not formed on a semiconductor region such that the silicon oxide film 5 is in contact with the semiconductor region.

Accordingly, Applicant respectfully submits that Matsui fails to disclose or suggest forming a partial insulating layer, which is in contact with the first semiconductor

region. Consequently, the method taught by Matsui does not result in a structure of a partial SOI substrate in which an SOI layer comprises a first region arranged on and in contact with the partial insulating layer. Thus, the present claims are clearly patentable

over Matsui.

Wherefore, Applicant respectfully requests that the outstanding rejection be withdrawn and that the present case be passed to issue.

Applicant's undersigned attorney may be reached in our New York office by telephone at (212) 218-2100. All correspondence should continue to be directed to our address given below.

Respectfully submitted,

Atterney for Applicant

Jason M. Okun

Registration No. 48,512

FITZPATRICK, CELLA, HARPER & SCINTO 30 Rockefeller Plaza
New York, New York 10112-3801

Facsimile: (212) 218-2200

NY\_MAIN 475738v1



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandrid, Virginia 22313-1450
www.uspib.gov

APPLICATION NO. FIRST NAMED INVENTOR FILING DATE

10/654,022

09/04/2003

Nobuhiko Sato

00862.023223

5252

5514

7590

30 ROCKEFELLER PLAZA NEW YORK, NY 10112

01/05/2005

FITZPATRICK CELLA HARPER & SCINTO

**EXAMINER** 

TSAI, H JEY

ART UNIT

PAPER NUMBER

2812

DATE MAILED: 01/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

FILE NO. ATTORNEY

STAG SUO

<u>,                                     </u>	OIPE		
•	2	Application No.	Applicant(s)
. Office Action Co.	JAN 1 4 2005 23	10/654,022	SATO ET AL.
Office Action Su	mmery	Examiner	Art Unit
		H.Jey Tsai	2812
The MAILING DATE of to Period for Reply	his communication appe	ears on the cover sheet	with the correspondence address
A SHORTENED STATUTORY THE MAILING DATE OF THIS  - Extensions of time may be available und after SIX (6) MONTHS from the mailing of  - If the period for reply specified above is I  - If NO period for reply is specified above,  - Failure to reply within the set or extended Any reply received by the Office later the earned patent term adjustment. See 37	or the provisions of 37 CFR 1.136 date of this communication. less than thirty (30) days, a reply of the maximum statutory period will be period for reply will, by statute, con three months after the mailing of the communication.	6(a). In no event, however, may within the statutory minimum of I apply and will expire SIX (6) N cause the application to become	v a reply be timely filed thirty (30) days will be considered timely. tONTHS from the mailing date of this communication.
Status			
1) Responsive to communi	cation(s) filed on 25 Oc	tober 2004	
2a) ☐ This action is <b>FINAL</b> .	· · · — —	action is non-final.	
<u>'</u>	<i>'</i> —		atters, prosecution as to the merits is
closed in accordance wi			-
Disposition of Claims			
4)⊠ Claim(s) <u>1-10</u> is/are pen	ding in the application	•	
4a) Of the above claim(s	• ,,	from consideration	
5) Claim(s) is/are all			
6)⊠ Claim(s) <u>1-3</u> is/are reject			
7) Claim(s) is/are ob			
8) Claim(s) are subject	· ·	election requirement.	·
Application Papers			
9) The specification is object	ted to by the Evaminer	,	
10) The drawing(s) filed on _	•		to by the Evaminer
			yance. See 37 CFR 1.85(a).
			ing(s) is objected to. See 37 CFR 1.121(d).
			ned Office Action or form PTO-152.
riority under 35 U.S.C. § 119			
12) Acknowledgment is made a) All b) Some * c) ☐		oriority under 35 U.S.C	c. § 119(a)-(d) or (f).
1. Certified copies of	the priority documents	have been received.	
	*		n Application No
			en received in this National Stage
	ne International Bureau		
* See the attached detailed	Office action for a list o	f the certified copies n	ot received.
	Ŀ		•
.ttachment(s)			
ittachment(s) )  Notice of References Cited (PTO-89	2)	4) Intentio	w Summary (PTO-413)
) Notice of Preferences Ofted (PTO-09)			No(s)/Mail Date
Information Disclosure Statement(s) Paper No(s)/Mail Date			of Informal Patent Application (PTO-152)
Patent and Trademark Office OL-326 (Rev. 1-04)	Office Acti	on Summary	Part of Paper No./Mail Date 1204

Application/Control Number: 10/654,022

Art Unit: 2812

#### Election/Restriction

This application contains claims drawn to an invention nonelected claims. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishida et al. 5,403,771 or Takasu 5,402989 or Koide et al. 6,617,668 in view of Short et al. 4,851,078, all are previously cited.

Hishida teaches a substrate manufacturing method comprising:

a step of forming a first substrate 401, the first substrate 401 having a semiconductor region and an insulating region 402 on a surface thereof, figs. 7+,

a step of coating the first substrate with a single-crystal semiconductor layer 404, col. 5, lines 1+,

wherein in the coating step, a single-crystal semiconductor is longitudinally grown in the semiconductor region and then laterally grown.

Application/Control Number: 10/654,022

Art Unit: 2812

Takasu et al. teaches a substrate manufacturing method comprising:

a step of forming a first substrate 2, the first substrate 2 having a semiconductor region and an insulating region 4 on a surface thereof, figs. 2D,

a step of coating the first substrate with a single-crystal semiconductor layer 16, col. 3, lines 58+,

wherein in the coating step, a single-crystal (monocrystal) semiconductor is longitudinally grown (about 1-4 um) in the semiconductor region and then laterally grown (about 1um).

or

a step of coating the first substrate with a single-crystal semiconductor layer 16/22, col. 4, lines 35+,

wherein in the coating step, a single-crystal semiconductor is longitudinally grown.

Koide et al. teaches a substrate manufacturing method comprising:

a step of forming a first substrate 10, the first substrate 10 having a
semiconductor region and an insulating region 18 on a surface thereof, figs. 5A,

a step of coating the first substrate 10 with a single-crystal semiconductor layer 20, col. 8, lines 15+,

wherein in the coating step, a single-crystal semiconductor 20 is longitudinally grown in the semiconductor region and then laterally grown,

Application/Control Number: 10/654,022

Art Unit: 2812

polishing (planarizing) semiconductor layer 18, 20, 22, col. 6, lines 55+, col. 9, lines 8+.

The difference between the references applied above and the instant claim(s) is: Nishida et al. or Takasu teaches forming a single crystalline layer but does not teach a bonding and using insulating layer as separation layer. However, Short et al. teaches at figures 11-20 and col. 4, lines 61+ and col. 5, lines 7+ that a bonding (handling) wafer 30 to the first substrate 10 with a single crystalline layer 15 and forming a separation layer 35 and separating the bonded substrate at the separation layer 35 (col. 6, lines 20+) and polishing (planarized) the single crystalline layer 15 (col. 4, lines 30-60).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the above references' teachings with a bonding wafer and a separation layer as taught by Shorts because semiconductor devices can be formed on the single crystalline layer that is formed on the insulating layer so that the current leakage in the device will be minimized.

#### **Conclusions**

Applicant's arguments filed on Oct. 25, 2004 have been fully considered but they are not persuasive. Because Short et al. clearly teaches Short et al. teaches at figures 11-20 and col. 4, lines 61+ and col. 5, lines 7+ that a bonding (handling) wafer 30 to the first substrate 10 with a single crystalline layer 15 and forming a separation layer 35 and separating the bonded substrate at the separation layer 35 (col. 6, lines 20+) and polishing (planarized) the single crystalline layer 15 (col. 4, lines 30-60). It would have been obvious to one of ordinary skill in the art to bond two wafers having a single

Art Unit: 2812

crystalline layer and thinning one of the wafer to form an SOI substrate for forming semiconductor device to improve the leakage characteristics.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry of a general nature or clerical matters or relating to the status of this application or proceeding should be directed to the Group customer service whose telephone number is (703) 308-4357.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to H. Jey Tsai whose telephone number is (571) 272-1684. The examiner can normally be reached on from 7:00 Am to 4:00 Pm., Monday thru Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (571) 272-1679.

The fax phone number for this Group is (703) 872-9306.

hjt

12/11/04

H. Jey Tsai

Primary Examiner
Patent Examining Group 2800

FORM PTO 1449		REPARTMENT OF COMM	FRE PE	C <sub>i</sub>	ATTY DOCKET NO. 00862.023223	APPLICAT	10n no. 10/654,02	2/01/
		DEPARTMENT OF COMM NT AND TRADEMARK OF FERENCES CITED BY AS	,		APPLICANT NORTHING SA	TO ET A		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	(Us	a several sheets if neces	Mile J J	torice w	NOBUHIKO SA  Filing date September 4, 2003	IOEIA		JAN 1 4
	<del></del>		TO THE	IL THE	U.S. PATENT DOCUMENTS	i		MADRIAN
EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME .	CLASS	SUBCLASS	FILING DATE
1		6,342,433	1/02		Ohmi et al.	438	455	
				-		1		
							+	-
 			j					
					FOREIGN PATENT DOCUMENTS	<u> </u>		
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO/ OR ABSTRACT
N	/	437078	5/01		Taiwan			Abstract
	·		OTHER DO	CUMENT	(S) (Including Author, Title, Date, Perlinent Pages, Etc.)	.1	I	
					<del></del>			
=		<u> </u>				<del></del>	<del></del>	
EYAMINED	لــــــــــــــــــــــــــــــــــــ	14, 72	(LA)		DATE CONCIDENCE / 3/1/A	71		

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

U.S. DEPARTMENT OF COMMERCE PE COMMERCE PATENT AND TRADEMARK OF LIST OF REFERENCES CITED BY APPLICANT(S) (Use several sheets if necessary)		ATTY DOCKET NO. APPLICATION NO. 10/654,022								
		APPLICANT NOBUHIKO SATO ET AL.								
\ 3º &/			FILING DATE September 4, 2003	GROUP 2812						
		N. C.	a TRADENT	U.S. PATENT DOCUMENTS	.,	·····				
"EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE FAPPROPRIATE			
M		3,372,063	03/05/68	Suzuki et al.	438	413				
		4,498,951	02/12/85	Tamura et al.	117	43	$-\bigvee$			
		4,459,926	10/29/85	Corboy, Jr. et al.	438	412	$\lambda$			
		4,585,493	04/29/86	Anthony	117	42	/ X			
		4,725,561	02/16/88	Haond et al.	438	404				
		4,874,718	10/17/89	Inoue	438	481				
4		4,952,526	08/28/90	Pribat et al.	438	412				
		5,084,419	01/28/92	Sakao	438	400	/ \			
FOREIGN PATENT DOCUMENTS										
•		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO/ OR ABSTRACT			
M	EP	1 100 124 A1	05/16/01	Europe						
•										
		c	THER DOCUMENT(	S) (including Author, Title, Date, Perlinent Pages, Etc.)						
					-					
			<del></del>		<u> </u>		<del></del>			
			<del></del>							
EXAMINER	H.	Jez 14/		DATE CONSIDERED 12/11/04	/					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO 1449 (modified)  U.S. DEPARTMENT OF COMMERCE			ATTY DOCKET NO. 00862.023223	APPLICATION	ion no. 10/654,022	
	S.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE P		APPLICANT NOBUHIKO S	ATO ET AL		
	REFERENCES CITED BY APPLICANT ( (Use several sheets if necessary)	3 2004 2	FILING DATE September 4, 2003		ROUP	312
	12	***/	U.S. PATENT DOCUMENTS			
*EXAMINER INITIAL	DOCUMENT NUMBER	RADE AND DATE	NAME	CLASS	SUBCLASS	FILIN F APP
wis	5,086,011	02/04/92	Shiota	438	406	
m	5,397,735	03/14/95	Marcandalli et al.	438	459	\
M	5,945,703	08/31/99	Furukawa et al.	257	301	/
nf	6,562,692 B1	05/13/03	Oi et al.	438	406	
In	2004/0033674 A1	02/19/04	Todd	438	478	08/
N	2004/0058511 A1	03/25/04	Sakaguchi	438	458	09/
			<u></u>		<u> </u>	
		<u> </u>	FOREIGN PATENT DOCUMENTS		1	TRAN
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	OR A
		OTHER DOCUMENT	(S) (Including Author, Title, Date, Perlinent Pages, Etc.)			<u></u>
		·····				<del> </del>
	_					

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.